Functional Description
The System watchdog monitors the interrupt and asserts a reset request signal when the counter reaches 0, and the counter is stopped. On the next enabled clock edge, the counter is reloaded from the LOAD register and the countdown sequence continues. If the interrupt is not cleared when the time the counter reaches 0 next time, the watchdog module reasserts the reset signal.
